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Abstract--The diagnosis of faults to replaceable units at the system or board level can be enhanced by 
selective insertion of serial scan shift registers as test points within or between the replaceable units. A 
systematic approach to the selection of locations for such test points in order to realize a target diagnostic 
resolution to the replaceable unit level is proposed. The approach is based on a combination of three 
models, a structural model for system interconnection a d test signal propagation, a syndrome model for 
system diagnosability analysis, and a probabilistic model for module failure and syndrome occurrence. 
On the basis of these models, the average number of replaceable units which are projected to be identified 
as potentially faulty in a diagnosis i  formulated as a single parameter diagnostic measure for a system. 
A test point placement algorithm ispresented which makes use of this measure plus a secondary heuristic. 
The algorithm uses local optimization i  the sense that test points are selected one at a time until the 
replaceable unit diagnosability arget is met. The approach isparticularly applicable to systems and boards 
using VLSI chips because of the high ratio of logic circuits to input-output pins and interchip 
interconnections. 
1. INTRODUCTION 
Systems which are constructed largely of VLSI components present both challenges and unique 
opportunities in terms of system diagnosis. The VLSI components used in such systems are 
characterized by high device density and low input/output pin access. Further, in modern 
packaging technologies such as surface mount devices, access to the component input-output pins 
during system or board diagnosis is often severely limited. Thus, these systems are characterized 
in general by limited access which makes fault detection and fault location more difficult. On the 
other hand, the high density of the modules which make up these systems results in larger, more 
complex replaceable units; this means that the required iagnostic resolution (fineness to which a 
fault must be located) is much less severe than in systems employing a lesser scale of integration. 
Further, in VLSI chips, it is quite feasible to use a portion of chip "real estate" to enhance the 
diagnosability ofa system. The work to be presented is concerned with an approach to diagnosable 
design, the selective use of serial scan test points. Serial scan, which will be described in more detail 
shortly, is a technique whereby the chip state is initialized and observed by configuring the storage 
elements within a chip into one or more shift registers and shifting in and out stored information. 
The best known serial scan technique is level-sensitive scan design (LSSD) [1]; other versions 
include those discussed in [2]. In this paper, additional serial scan shift registers are proposed which 
are to be used to control or observe inputs or outputs on VLSI chips. This technique will be referred 
to as selective I /0  scan. The use of serial scan as a test pointing technique is attractive because 
of the relatively small number of interconnections required compared to a parallel test pointing 
method. The I/O scan shift registers may be implemented in a number of ways as discussed indetail 
in the next section. 
Outlining the remainder of the paper, in Section 2, the concept of serial scan will be reviewed 
and the serial scan I /0  test point will be introduced. In Section 3, a model for system test and fault 
location will be proposed which will provide the necessary foundation for analyzing test point 
effectiveness. In Section 4, the actual I/O scan test point selection procedure will be presented and 
illustrated. 
tThis work was supported in part by National Science Foundation Grant DCR-8206564. K. K. Chau is currently with 
the VLSl Design Laboratory, SPDC, Texas Instruments Inc., Dallas, Tex. This work was performed while he was 
with the University of Wisconsin-Madison. 
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2. I/O SCAN 
A. Serial scan 
Since the test points to be employed will involve the use of serial scan, it will be briefly reviewed 
here. An implementation of serial scan as used in LSSD is shown in Fig. la; the structure shown 
which replaces a normal D latch is called a shift register latch (SRL). An example of the application 
of serial scan to a small chip is shown in Fig. lb. In order to test this chip, the following steps 
are used. First, both clocks A and B are turned on and the integrity of the path through the scan 
chain is tested; this is referred to as a f lush test. Second, a pattern such as 00110011 is passed 
through the scan chain to test the SRL latches with the exception of the port on each SRL attached 
to the normal incoming logic path (not shown in Fig. lb). Then the following sequence of events 
is repeated for each test step employed to check a block of combinational logic. If there are SRL 
inputs to the block, the state initialization pattern for the test step is scanned into the SRLs using 
clocks A and B. Then the required external input pattern (if any) for the test step is applied and 
the external output result from the block (if any) is read and compared to the correct value. Then 
the normal clock phase C at the output of the block being tested (if any) is activated for one cycle. 
Finally, if there are SRL latches that captured the state results from the block on the normal clock 
phase C, the state result pattern is scanned out by using clocks A and B. During this last step, 
the state initialization pattern for the next test step can be scanned in. It is possible to perform 
test steps on multiple blocks of combinational logic simultaneously provided that the blocks do 
not interact with each other directly or require inconsistent values in the SRLs. Use of such 
simultaneous testing for diagnosis purposes requires eparate comparisons of observed results and 
stored responses for each of the different blocks tested in order to avoid loss of valuable fault 
location information. It is apparent from the testing sequence just outlined that the use of serial 
scan converts the sequential testing problem to a largely combinational one. It has the further 
advantage of permitting arbitrary input combinations to combinational networks which is 
compatible with automatic test pattern generation techniques uch as the D-algorithm [3] and 
PODEM [4]. 
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Fig. 1. An example implementation of serial scan. (a) Shift register latch; (b) level sensitive scan design 
(LSSD) example. 
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B. The testing environment 
The general structure of the system or board under test is shown in Fig. 2. It is assumed that 
the test is conducted by a maintenance processor in the case of system test and a board tester in 
the case of board test. Stimuli must be applied to the system or board via primary inputs and the 
serial scan chains and responses received from the primary outputs and serial scan chains; note 
that although only one serial scan chain is implied in Fig. 2, there may be several such chains. In 
addition, system clocks and scan clocks must be controlled. The responses received are compared 
to correct responses and a decision is made as to whether a particular test has passed or failed. 
Each comparison is restricted to a particular subset of bits of the overall response in order to 
enhance diagnostic resolution. 
It is assumed that any testability features necessary to achieve high fault coverage such as serial 
scan have already been added to the design. It is not, however, assumed that serial scan has been 
uniformly used as the test strategy throughout the system or board, although there is an advantage 
to uniform use of serial scan as will become apparent in the next section. Further, it is not assumed 
that the tests have been fully developed for the system; it is only assumed that the flow of 
information for each of the tests that make up the overall system or board test is known. 
C. I /0  scan implementation 
With respect o the ease of I/O scan implementation, the components used in the system will 
have varying degrees of capability. 
At one end of the spectrum is a standard vendor part which has no structures to support I/O 
scan internally. For such a component, I/O scan must be implemented via MSI parts inserted 
between the standard component and other components. This use of MSI parts for test pointing 
is a common design practice [2,5]. Figures 3a and 3b show the implementation of a single bit of 
a serial scan observation I/O test point and serial scan control I/O test point respectively inserted 
between two standard parts. One problem that arises is the fact the added part or int~rconnections 
to it can also fail; if the part complexity is low and the interconnection reliability is reasonably 
high, however, the loss in diagnostic resolution is not great. 
Another possibility is the use of I/O scan internal to a part. This I/O scan can be present in a 
semicustom or custom VLSI chip employing boundary scan where it is possible to control and 
observe via serial scan chains all chip inputs and outputs [6,7]. The implementation f a single bit 
of a combined observation and control boundary scan test point at an input is shown in Fig. 3c. 
A part employing this type of structure on each I/O signal pin represents the other end of the I/O 
scan spectrum from the standard part. The testing plan for such a chip may be to test all of the 
internal chip logic using only serial scan chains including those at the boundaries. Thus, aside from 
scan chains, no other chips are involved in internal ogic testing, yielding high fault resolution. 
A continuum lies between the two extremes in preceding paragraphs. Parts that lie between the 
extremes can be said to have partial boundary scan. In this category is the custom-designed chip 
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Fig. 3. Serial scan I/O test points. (a) Observation point bit; (b) control point bit; (c) boundary scan bit. 
within a custom system in which the designer can insert boundary scan with discretion to enhance 
both testability and diagnosability for the typical situations in which the chip will be used. 
In all of these situations, selective I/O scan has a role. It is clear that, in the case of the standard 
part and insertion of MSI-based I/O scan, there is a decision to be made as to the best locations 
to insert such hardware. In the case of boundary scan, there is a decision in testing parts attached 
to those with boundary scan as to whether to use such scan or not. Use of scan may increase 
diagnosability, but due to the length of time required to do it, may greatly increase test length. 
Also, in the case of chips with boundary scan, it is possible to provide reconfiguration of the scan 
chains during diagnosis so that only the I/O scan paths required are included in the chain. In this 
case, the full boundary scan chain would be activated during testing of the internal chip logic, but 
only a portion is activated during the testing of adjacent chips where adequate testability and 
diagnostic resolution can be achieved with portions of the chain bypassed. 
In summary, there are hardware costs and testing time costs associated with I/O scan, and 
selective location and use of I/O scan can reduce such costs. In this regard, each candidate location 
for an I/O scan point has an associated cost, and the goal of selective I/O scan is to minimize the 
overall added cost to achieve a specified level of diagnostic resolution. 
3. MODEL ING OF DIAGNOSABIL ITY  
Relating the insertion of an I/O scan test point to its effect on replaceable unit level diagnostic 
resolution is relatively complex. A fundamental measure of diagnostic resolution is the average 
number of potentially faulty replaceable units (RUs) identified in a diagnosis given that only one 
unit is actually faulty. For system level diagnosis, the units are typically modules or boards 
containing many chips. For board level diagnosis, the units are the chips themselves. The goal of 
the modeling process described here is to evaluate the diagnostic resolution measure for each 
candidate test point location. First, it is necessary to determine the effect of the test point insertion 
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on each test result. In particular, the effect on interactions between replaceable units in performing 
tests must be determined. These effects will be modeled by a labeled system structural graph and 
a label removal process on the graph. Next, the implication of these effects on the diagnosis process 
itself must be determined. In this case, a syndrome model that relates test results to faulty 
replaceable units will be used. Finally, the effects on the diagnosis process must be quantified into 
the measure of diagnosability. In order to do this, a probabilistic model which is related to the 
syndrome model is employed. In this section, each of these models is introduced, relationships 
between the models are established, and a diagnosability measure is formally defined. 
A. The structural model 
Test signal flow plays an important role in system diagnosis. For example, if multiple distinct 
paths are available via which to monitor outputs from a block of logic under test, in general, better 
diagnosability results. Structural information is not only essential in describing test signal flow, 
but also needed for supporting test point placement. Thus, a structural model will be employed 
which relates interconnection structure, faults, and tests to each other as the base level system 
representation. 
Before defining the model, it is necesary to introduce some terminology. A concept fundamental 
to the work presented here is that of the module. A module is a block of logic contained wholly 
within a replaceable unit. It is assumed that the module is the entity for which a test is defined. 
For example, in an LSSD environment [8], a module consists of one or more portions of the cones 
of logic within a given replaceable unit. The associated module test consists of appropriate sets of 
test vectors to be applied to the full cones and the corresponding test results on the cone outputs. 
Based on this definition of module, two assumptions are employed in this work. First, it is 
assumed that each fault detection test on a module in the system provides high fault detection 
coverage; any departure from this does not invalidate the approach but reduces the accuracy of 
the diagnosability predicted. Second, it is assumed that only a single module is faulty at any time. 
Since a given module is wholly contained within a replaceable unit, at most one faulty replaceable 
unit in the system is implied. With the concept of a module and these assumptions, the detail model 
structure can now be formulated. 
Structural models for diagnosis first appeared in a paper by Ramamoorthy [9] and were used 
in the LAMP system [10]. An enhanced model given in Poisel [11, 12] provides greater inter- 
connection detail and adds test flow information as edge labels. In this structural model, two types 
of nodes are used in forming a digraph. A module is represented by an M-node and an 
interconnection between modules (representing one or more signals) is represented by an S-node. 
The set of all M-nodes is denoted by GM and the set of all S-nodes is denoted by Gs. An edge 
is defined as an ordered pair of nodes denoted (Na, Nb). Therefore, (Mi, Sj) is an output edge of 
Mi and (Sj, Mk) is an input edge of Mk. Test labels are used to describe test signal propagation. 
The model is completed by placing various test labels on the edges of the graph. There are three 
types of labels which characterize the uses of a signal path during a test: 
Xd: driving signal for test X 
Yo: observation signal for test Y 
Zs: sensitization signal for test Z 
Label type, as indicated, is denoted by a subscript on the test identifier; the test identifier itself is 
typically an integer. A driving signal is used to drive or control inputs of a model under test either 
directly or via another module. The test result signal which is obtained directly from the output 
of the module under test or indirectly via other modules is an observation signal. Finally, a 
sensitization signal aids directly or indirectly via other modules in propagating or analyzing the 
observation signal. All three types of signals may be present for one test. Essentially, the structural 
model shows the interconnection structure of a system as well as the signal propagation paths for 
each test. The test path information helps to locate positions at which extra controllability or 
observability will yield significant improvement in fault resolution. So the structural model provides 
a good base for diagnostic analysis and test point insertion. 
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Fig. 4. Block of diagram for Example 1. 
The structural model will be examined via Example 1 in Fig. 4. The assignment of the modules 
to RUs are shown. The system is a simple combinational data path with five tests as described 
below: 
t~: complete test on M~ using M2 and M4 
t2: complete test on M~ using M 3 and M4 
/3: complete test on M2 using M~ and M4 
t4: complete test on M 3 using M, and M4 
ts: complete test on M4 using Mr, M2 and M3 
The structural model for Example 1 is shown in Fig. 5. For instance, 1o on the edge from M~ to 
$4 indicates that observation signals resulting from t~ propagate from Ml to $4. On the edge from 
S 3 to M3, 2, indicates that the signals entering at $3 are used to sensitize the observation of the 
outputs of M, through M3 during test t2. 
The objective of using the structural model is to determine the effect of adding serial scan I/O 
test points to the system. By quantifying such effects, it is possible to provide information that is 
useful in determining whether additional test points are needed and, if so, where they should be 
1--2o,3--5d 
.s,3d,Sd 
4d 
l o ,3o ,5d  
®,-50 ® 
Fig. 5. Structural model for Example 1. 
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placed. Since test paths are represented as labels in the model, changes resulting from test point 
placement will be reflected in the model as removal of labels. Implicit in the label removal procedure 
is the ability to diagnose serial scan chain failures. This is provided by making the SCAN DATA 
OUT signal from each RU directly available to the maintenance processor or board tester. It is 
not difficult to define worst case effects of label removal; these are usually localized, so the 
computation is limited. 
Let (tx, d, - ,  Nj), (tx, o , - ,  Nj), and (tx, s , - ,  Nj) denote the sets of edges incident to Nj 
in GM or Gs which have d, o, and s postscripts, respectively, for tx. Similarly, let (tx, d, +, Nj), 
(tx, o, +,  ~) ,  and (tx, s, +,  Nj) denote the set of edges incident from ~ in GM or Gs which have 
d, o and s postscripts, respectively, for tx. The worst case effects obtained from [12] are stated below. 
If xo is removed from edge ek = (N~, Nb) then in the worst case: (a) all Xo labels are removed from 
edges incident from Nb if and only if (x, o, - ,  N0) = 0 and (b) all Xs labels are removed from edges 
incident to Nb if and only if N0 ~ GM, (x, S, +,  No)= 0, and (x, o, - ,  No)= O after the deletion 
of x o from ek. In the worst case, the last input observation signal to a module for a test must 
be removed in order to remove all output observation signals from the module for the test. 
Furthermore, if all observation paths through a module for a test are removed, sensitization signals 
are no longer needed to sensitize the observation paths for the test. 
If x d is removed from edge ek = (N~, Nb) , then in the worst case all x0 labels are removed from 
the edges incident to N~ if and only if (x, d, +,  Na) = 0 after the deletion of XO from ek. 
If xs is removed from edge ek = (N~, No), then in the worst case all xs labels are removed from 
the edges incident o N~ if and only if (x, s, +,  N,) = 0 after the deletion of Xs from ek and either 
(a) N~ e GM and (x, o, - ,  Na) = 0, or (b) N, ~ Gs. In the worst case, the last output driving signal 
from a module for a test must be removed in order to remove all input driving signals to the module 
for the test. Basically, the effects of removal of sensitization signals are the same as the effects of 
removal of driving signals except hat it must be ascertained that the input sensitization signals 
to a module do not sensitize any observation path in the module in order to remove them. Finally, 
for the sake of completeness, the following results are given. 
If Xo is removed from edge (Na, Nb), then no deletion of any other Xo labels from edges incident 
to Nb are implied and no deletion of any xs on edges incident from N0 are implied. 
If xs(xd) is removed from edge (N~, Nb), then no deletion of any Xs(XO) labels from edges incident 
from N~ are implied. 
Based on these primary results, Poisel presented procedures for the propagation of the worst case 
effects due to removal of a label on an edge ek = (N,, No). Since there are three types of labels, 
PROP-D[ek], PROP-O[ek], and PROP-S[ek] are the three procedures for removing xa, Xo, and x~ 
from e k respectively. These procedures are given in the Appendix. 
To illustrate label removal, suppose that an observation point is added at $6 to the system 
modeled in Fig. 5. The immediate ffects will be the removal of observation signals 20 and 40 from 
the $6 to M4 edge. Observation signals for t2 and t4 no longer propagate through 3/4. Thus 20 and 
40 on the output edge of M4 can also be removed because 20 and 40 no longer exist on any input 
edge of M4. Due to the generality of the labeled system graph, the model is very flexible. The model 
can be easily related to diagnostic models [13] as will become apparent in the next section. 
It should be noted that the label removal procedures are local in nature and, as a consequence, 
cannot identify a closed loop of arcs with a given test label. This is a part of the worst case nature 
of the label removal procedures. It is possible to remove such loops with d(o) postscripts by 
determining that they are not connected via a d(o) postscripted chain for the same test to (from) 
the module on which the test is performed. In the case of s loops, it is necessary to determine if
the loop is connected via an s chain for the same test to a module with an o for the same test on 
its output. It should be noted that serial scan tends to eliminate loops and thus reduces this 
additional label removal effort; thus, it yields a simplified situation for performing label removal. 
Also, careful definition of modules and tests will help to avoid generation of spurious loop 
structures in the model. 
B. The syndrome model 
A representation f fault patterns and possible corresponding test results is given in [13]. Since 
test results are often referred to as syndromes, this model will be called the syndrome model. In 
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[13], a fault  pattern is a set of faults that may be present in the system simultaneously; in this work, 
the term fault will refer to a faulty module. Let n be the number of faults defined for the system 
under consideration. The set of fault patterns are grouped into an m x n F array: 
F ( i , j )  = 1 if fault j is in fault pattern i, and 
F( i , j )  = 0 otherwise. 
for a set of p tests, the test-fault relationship is defined in a m x p G In addition to the F array, 
array : 
G( i , j )  = 
G( i , j )  = 
G( i , j )  = 
0 if test j passeslfault pattern i present 
1 if test j failslfault pattern i present 
x if outcome of test j is unknownlfault pattern i present. 
Figure 6 shows the Fand G arrays for Example 1 in the previous ection. Earlier, at most one faulty 
module present at a time in the system was assumed. Therefore, the total number of fault patterns 
is the number of modules plus one (the null pattern). The model essentially specifies the possible 
test patterns for different fault conditions in the system. Since actual outcomes of tests can assume 
values of zero or one only, test results can be represented by a binary p-tuple. Such a p-tuple will 
be called a syndrome. 
The second-order esolution is defined as a collection of maximum irresolvable sets of fault 
patterns over all individual syndromes from the G array. The second-order resolution for the 
example is 
{{1}, {2}, {3}, {4}, {1,4}, {2,4}, {3,4}}. 
The first set { 1 } indicates that there is at least one syndrome resulting from fault pattern 1000 that 
is different from all other syndromes resulting from other fault patterns. The pair { 1, 4} indicates 
that there is at least one syndrome that results for both fault pattern 1000 and fault pattern 0001 
and that differs from all syndromes for 0100 and 0010. The resolution shows the capability of the 
tests in diagnosing the faults; thus, diagnosability can be determined from the resolutions. Complete 
tests are assumed in the basic model in the sense that if a given module alone is faulty, tests on 
that module are guaranteed to fail. This assumption is not essential to the approach, but deviation 
from it will affect accuracy of the diagnosability measure and the results. 
The syndrome model will be used as the foundation for system diagnosability analysis. The fact 
that it can model a complex system in a relatively simple fashion is the main reason for using such 
a representation. But a price is paid for modeling flexibility and simplicity in the form of loss of 
diagnostic information. Let us consider a test point insertion into the system in Fig. 7. An 
observation point at Sp can remove the observation path io from Sp to Mj. But Mj can still invalidate 
ti through the other observation paths via Sq and S,. Thus, the test point removes ome but not 
all paths which cause invalidation. The effect of the test point insertion will not show up in the 
simple array model. This is remedied in the algorithm presented later by use of a secondary 
heuristic. 
MMMM t t t t t  
1234 12345 
o Ioooo l  o rooooo  
1 /1000/  1 / l l xxx  
2 /0100L 2 ix010x~ 
3 /OOlO/ 3 /OxOlxl 
4 L0001 J  4 [xxxx l J  
F array G array 
Fig. 6. F and G arrays for Example 1. 
io io 
Fig. 7. Subsystem with multiple test paths for a single test. 
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C. Modeling and measures 
In this section, basic fault-test concepts in diagnosis are reviewed. Then an augmented syndrome 
model which is more suitable for diagnostic analysis will be discussed. The mechanism which maps 
from the structural model to the syndrome model will be shown. Finally, probabilistic information 
will be appended to the syndrome model and the diagnosability measure derived. 
1. Fault-test concepts. Consider the simple system in Fig. 8 which has three modules contained 
in three RUs. The probability of failure of each module given the system is faulty is 0.333. There 
are three tests defined as follows: 
t~: complete test on M 1 using M2 and M3 
t2: complete test on M2 using M~ and M3 
t3: complete test on M3 using Ml and M 2. 
Under the single faulty module assumption, excluding the fault-free case, there are three possible 
fault patterns. The possible fault patterns for the system under consideration are shown in Fig. 9a. 
Recall that the j th  component of a syndrome is a one if test j fails and is a zero if test j passes. 
In order to distinguish the G-array test outcome representation with possible "x" entries from the 
syndrome, the G-array outcome representation will be called a test pattern cube. Note that a test 
pattern 0-cube (an n-cube contains n xs) is the same as a syndrome. Possible syndromes resulting 
from the tests in Example 2 are shown in Fig. 9b. Due to the fact that tests rely on other modules 
to apply test input data or to observe test results, a faulty module may cause tests for other modules 
to fail. Thus, the fault pattern-syndrome relationship is not one-to-one. A single fault pattern can 
potentially cause more than one syndrome. In the example, there are four different syndromes 
associated with each fault pattern. The fault pattern and syndrome relationship is shown in Fig. 9c. 
The possible syndromes caused by a given fault pattern are shown inside a circle. Two or more 
fault patterns can cause the same syndrome. For example, syndrome I11 can be caused by fault 
pattern 100, 010 or 001. 
Once a syndrome is obtained, it is interpreted or analyzed in order to isolate the faulty module 
in the system to within an RU. Ideally, this is a mapping process from the syndrome to the fault 
pattern present. Unfortunately, as prevoiusly shown, a given syndrome can map to not just the 
fault pattern present but to many additional fault patterns as well. Thus, if such a syndrome occurs, 
it is impossible to tell which of the fault patterns mapped to is present. This leads to the next 
definition. An irresolvable fault pattern set denoted FSi is a collection of indistinguishable fault 
patterns. That is, fault patterns in the set cannot be distinguished from each other under one or 
more predicted syndromes. The second order resolution defined earlier consists of all FSi. Figure 
10 shows the overall fault-syndrome-fault pattern set relationships from Example 2. The presence 
of irresolvable fault pattern sets represents the difficulty in obtaining good diagnostic resolution. 
2. Structural model and syndrome model relationships. Although the structural model has been 
employed for physical structures and test information flow, the information provided is not in a 
form that is easily used for analyzing diagnosability. Thus, the structural model information is 
tl t2 t3 
Pr(M0 = 0.333 Pr(M2) = 0.333 Pr(M3) = 0.333 
Fig. 8. Block diagram for Example 2. 
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Fig. 9. Fault patterns and syndromes for Example 2. (a) 
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Fig. 10. Fault pattern syndrome fault pattern set relation- 
ships for Example 2. 
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Fig. 11. Syndrome model for Example 1. (a) F, G, and T 
arrays; (b) syndrome domains. 
mapped to the syndrome model. Further, the syndrome model is augmented by a new component 
in order to support the information needed later for addition of probabilistic information. The 
syndrome model to be used is defined as an F array, G array, and T array with the addition of 
syndrome domains of irresolvable fault pattern sets (denoted Din): 
augmented syndrome model = {F array, G array, T array, {DFs, . . . . .  DFs,}}. 
The first three components appear in the original syndrome model. For a system of p modules, 
there are p fault patterns in the F array (excluding the null pattern) under the single faulty module 
assumption. There are correspondingly p test patterns in the G array. The T array is a set of p 
test cubes which relates the tests and modules to each other. For k tests in a system, a test cube 
is a k-tuple. Since there is only one faulty module in a fault pattern, a one in the j th component 
of test cube i implies that test j tests module i; otherwise, the j th component of the test cube i is 
a zero. The F array, G array, and T array for Example 1 are shown in Fig. 1 l a. The syndrome 
model is augmented by the set of syndrome domains for the fault patterns represented by the F 
array. The syndrome domain Drs, of a set of irresolvable fault patterns FSi is defined as a non-empty 
collection of syndromes each of which is exactly mapped to the set of fault patterns FSi in the test 
analysis process. There is no syndrome outside the domain that can be mapped exactly to this set 
of fault patterns. The set of fault patterns can be a subset of other fault pattern sets for some other 
domains. But sets of fault patterns for different domains cannot be identical (have the same 
members in the set). Since a syndrome can be mapped to a unique fault pattern set, syndrome 
domains are disjoint; further, no syndrome can be present in more than one domain. Since the G 
array represents all possible syndromes, the G array is equal to the union of all syndrome domains: 
G array = DFS~ LJ... LJ DFS,. 
Figure 1 lb shows the syndrome domains for Example 1 along with the corresponding irresolvable 
fault pattern sets. It is evident that the set of syndrome domains represents a condensed version 
of a fault dictionary for the diagnosis of the system represented. 
Next, procedures are given for deriving the augmented syndrome model from the structural 
model. These procedures along with the label removal procedures described earlier are the 
backbone of the test point placement algorithm. 
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Given the structural model and the T array, the G array is generated by examining the test 
information flow. The generation procedure is described as follows: 
For each fault pattern i
For each module M in fault pattern i
if test labels kd, ko, or ks are on any edge incident to or incident from M and test entry k 
in test cube i is not a one, then change test entry k in test cube i from zero to "x". 
The underlying assumption here is that a test can be invalidated by other modules. The invalidating 
modules support that test control, observation or sensitization. 
From the G array, all syndromes can be obtained through array operations [14]. First, all 
syndrome domains corresponding to irresolvable sets consisting of single fault patterns are 
determined. The syndrome domain for such an irresolvable fault pattern corresponding to fault 
pattern i (faulty module i) is given by 
where 
D~s, = TPCi # (G - TPCi) 
TPC~ = ith cube in G array 
# = sharp operator 
(G - TPCg) = array obtained by removing TPC~ from G. 
Next, syndrome domains for irresolvable fault pattern sets are generated from an array which has 
no syndrome common to syndrome domains of single fault patterns. There is a relationship 
between the test patterns caused by two different fault patterns which are in an irresolvable fault 
pattern set. If a syndrome from test pattern cube i is covered by another test pattern cube j, then 
fault pattern i and fault pattern j must be in a same irresolvable fault pattern set as illustrated in 
Fig. 12. This relationship is used to test whether a fault pattern is in an irresolvable fault pattern 
set associated with a syndrome. The flow chart for generating syndrome domains from a G array 
is shown in Fig. 13. The top loop computes all syndrome domains of single fault patterns. The 
syndromes which are not inside one of the single fault pattern domains are saved in the multiple 
pattern array (MPA). The bottom loop initializes a syndrome domain and takes a 0 cube from 
MPA for testing whether it is covered by any test pattern cube in G. Finally, MPA is updated by 
sharping away the syndrome domain. 
3. Syndrome model and probabilistic model relationships. In this section, a probabilistic om- 
ponent is added to the model. Past work in probabilistic modeling for computer diagnosis that 
Fault Pattern Array Test Pattern Array "I I Illxxxl 
x010x  
F3 0x01x  
F 4 0 x xxx  l 
1 l 001 is a syndrome from test pattern cube 1 
x x x x 1 = test pattern cube 4 
l l001E  xxxx l  
therefore, the irresolvable fault pattern set 
FSi={F 1, F4} 
and D~s=, [ l l001 , ' "}  
Fig. 12. Example of a common syndrome 
caused by fault patterns in  an irresolvable fault 
pattern set. 
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F l 
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T 
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( Unl~rocessed ~._ . . . - - . -~TPC in G 
Syndrome domain S Syndrome domain  TPC i 
I MPA ~-- MPA # Syndrome domain I 
Exit I 
Fig. 13. Syndrome domain generation flow chart. 
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serves as motivation for this approach appears in [15-18]. Assuming that the module faults are 
statistically independent and that the system is tested, diagnosed, and repaired at appropriate times, 
it is unlikely that two or more faulty modules are present simultaneously in the system. Thus, the 
conditional probability that, given that one faulty module is present, no other faulty module is 
present is approximately equal to 1. The probability of a fault pattern under the one faulty module 
assumption is the joint probability of the events that no other faulty module is present and module 
indicated in the fault pattern is faulty. Mathematically, 
Pr (F~)= Pr (no other faulty module and M~ faulty) 
= Pr (no other faulty module lMi faulty) Pr (M~ faulty) 
,~ Pr (M~ faulty). (1) 
That is, the probability of a fault pattern is approximately equal to the probability of the module 
failure. It is realistic to rely on the designers to supply a good estimation of the conditional 
probability of module failure under the situation that the system is faulty. 
Next, the probability of syndrome domain is determined. Since the syndrome domain is 
composed of disjoint syndromes, the probability of a syndrome domain is the sum of all individual 
probabilities of syndromes in the domain: 
NS i 
Pr (DFs,) = ~ Pr (sFS 0 (2) 
)= I 
where 
NSi = number of syndromes in DFS ' and 
sFS'I =jth  syndrome in DFS ,. 
Since a syndrome in a syndrome domain is caused by a fault pattern in the associated fault pattern 
set, 
Pr (Fk and S(s') = Pr (S(S,]Fk)Pr (Fk) =/: 0 
if F k causes  S Fs', F k in FSi; otherwise 
Pr (F~ and srsq = 0 I i 
where Fk = kth fault pattern in FS~. 
Thus, the probability of a syndrome domain becomes 
NS i NF  r 
Pr (DFs,) = ~ ~ Pr (Fk and S Fs,) 
j= lk=l  
NS~ NS~ 
= ~ ~ Pr(SFS'[Fk)Pr(Fk) 
j= lk=l  
where 
(3) 
(4) 
NFi = number of fault patterns in FS~. 
Note that by definition of the range of k from 1 to NF,  it is implied that Fk is in FSi. 
The computation of the probability of a particular syndrome being caused by a fault pattern 
requires correlation data on the test results that occur for a given fault pattern present. In 
particular, the data required is the correlation between the tests results having x entries for the fault 
pattern in the G array. If such data is available or it can be easily estimated by the test designer, 
then it should be used. In the absence of such information, it is assumed that the syndromes caused 
by a fault pattern are equally likely among all possible syndromes from the fault pattern. For 
simplicity, the latter case has been assumed giving for S Fs, caused by F k, 
Pr (S~ s,IFk) = 1/NSFk (5) 
where 
NSFk = number of possible syndromes caused by Fk. 
Therefore, 
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NF I NS i
Pr(Des,)= ~ ~ (1/NSF,)Pr(Fk) 
j= lk=l  
NFI 
= ~. (NSi/NSFk) Pr (Fk). (6) 
k=l 
This will be referred to as the syndrome count method. Another approach, which provides a rougher 
estimate, requires considerably less computational effort. If syndrome domains caused by a fault 
pattern are assumed equally likely, 
Pr  (DFs i and Fk) = Pr (DEs ' [Fk) Pr (Fk) ¢ 0 
if Fk causes a syndrome in DFS,; otherwise 
Since 
where 
Thus, 
Pr (DFs, and Fk) = O. (7) 
U~ 
Pr (DFsi)= E Pr (DFs ' and F~), F k in FSi 
k=l 
NFj 
= ~ Pr (Drs~ IF~)Pr (Fk). 
k=l 
Pr (DFs ' lED : l/NDrk 
(8) 
(9) 
NDFk = number of domains caused by F~, 
NF, 
Pr (OFs,) = ~ (1/NDFk) Pr(Fk), Fk in FS,. (10) 
k=l 
This will be referred to as the domain count method. 
Probabilities of the syndrome domains using the syndrome count and domain count methods 
for Example 1 are shown in Fig. 14. In this case, the probabilities differ very little for the two 
methods. 
D. The diagnosability measure 
In this section, the diagnosability measure is developed based on the results from previous 
sections. A diagnosability measure should reflect the capability of the tests on the system in 
isolating a fault. It is preferable not to deal with low level faults in performing system diagnosis 
to the RU level. Thus, the diagnosability measure is defined at the RU level. In the syndrome 
model, syndrome domains are disjoint and the G array is equal to the union of the syndrome 
domains. So the syndrome domains form a partition. Therefore, the average number of RUs 
measure is given by 
ave RUs = ~ NR UFS i "P r  (DEs ` ) (1 I) 
i= l  
where 
NRUFs; = number of RUs indicated by FS;. 
Syndrome domain 
DFSI 
DFS2 
DDFs3 
DFS* FS~ 
DFS6 
DFS~ 
Pr(syndrome domain) 
Syn~et~o~ °unt D° ~ait~oC~ unt
0.050 0.050 
0.150 0.150 
0.200 0.200 
0.100 0.050 
0.I00 0.100 
0.175 0.200 
0.225 0.250 
Fig. 14. Probabilities of syndrome domains for Example 1. 
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The average number of RUs measure gives the overall effectiveness of system test as represented 
by the various model components in identifying faulty RUs. 
4. TEST  POINT  PLACEMENT 
The main purposes for selectively adding I/O scan test points to a system are to enhance 
diagnosability and to improve diagnostic resolution. There are two issues in test point placement. 
The two issues are selecting the test point location and determination of the test point type. A local 
optimization test point placement algorithm is presented in the next section. This algorithm selects 
the location and test point type for a single test point at a time. Because the inclusion of test point 
cost involves the definition of a heuristic that is very dependent on the designer's cost tradeoff 
factors, no attempt was made to include actual costs of test points in the algorithm. Instead, it 
was simply assumed that a control point is more expensive than the observation point. Thus, an 
observation point is chosen over a control point for identical resulting diagnosabilities. 
A. Test point placement algorithm 
Since the average number of RUs is our diagnosability measure, it is natural to use this measure 
as the primary criterion for test point placement. The average number of RUs is a measure of how 
well the overall system performs in diagnosis. But, a test point usually has only local effects on 
a few tests. For example, as illustrated in Fig. 7, a test point may remove several but not all paths 
through a module for a given test. These localized effects may not cause any change in the average 
number of RUs measure. Thus, the average number of RUs does not necessarily indicate directly 
how useful an individual test point is in enhancing diagnosis. In light of this fact, a secondary 
heuristic was developed which is a rough measure of the potential for resolving fault patterns 
associated with a syndrome domain. For a system of p tests and q fault patterns, the secondary 
heuristic is defined as 
• • IFij after test point insertion 
secondary heuristic = ~ - Pr (Fi) (12) 
i=t Lj~= NM~.iFobeforetestpoint insert io n 
where 
NM,~, = number of input Jo, output j~ and output Ja around module i, and 
IF~j = 1 if module i invalidates test j, otherwise 
/ F0 .  ~ 0. 
The secondary heuristic is the ratio of the number of significant test labels present on graph after 
a potential test point insertion to the number of such labels present before the insertion. Input labels 
are used for observation (o) and output labels for driving (d) and sensitization (s) because these 
are the labels which if reduced to zero in number on a given module for a particular test will remove 
that module from an invalidation role for that test. Thus, the more these numbers are reduced ue 
to a test point insertion, the more likely a future test point insertion will avoid invalidation. This 
is the basis for the heuristic. 
The complete test point placement algorithm is as follows: 
Given a labeled system structural graph, T array, conditional probabilities of module failure, 
modules in RUs and the goal average RUs for the system, compute new average RUs for the 
system; 
Do while new average RUs is greater than goal average RUs and nonempty test point sites exist; 
Begin; 
For every possible S-node at an RU boundary calculate the new average number of RUs 
measure and secondary heuristic for an observation point at the S-node, and do the same 
calculation for a control point at the S-node; 
Pick the location and test point type with the minimum average number of RUs measure. 
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If more than one location has the same minimum RUs measure, choose the location with 
the minimum secondary heuristic. If a tie exists for both measures, choose arbitrarily from 
among the locations with minimum measures. If a tie exists for both measures between test 
points types, choose the observation point; 
Update the labels in the system structural graph. 
End. 
Programs were written to implement the test point placement algorithm. Two versions of code 
(syndrome count method and domain count method) were written for the two different approaches 
in computing the probability of the domains. The syndrome count version is based on the equally 
likely syndrome assumption whereas the domain count version is based on the equally likely 
domain asumption. Combinational logic subroutines which support logic operations uch as # 
are used in both versions. Details of the logic subroutines can be found in [14]. 
B. Test point placement results 
In order to produce manually traceable xamples, small subsystems are used to illustrate the test 
point placement process. Results are given for two examples for both the syndrome count and 
domain count methods. 
1. Syndrome count method. The structural model for Example 1 as shown in Fig. 5 is used for 
the first illustration. The initial average RUs measure is 1.5. In the first iteration, $4, $5, and $6 
are examined for possible test point insertion. The lowest average RUs for single test point insertion 
is obtained by putting an observation point at $6 as indicated in Fig. 15. Observation point insertion 
at $6 lowers the average RUs measure to 1.25. Therefore, the location of test point selected is at 
$6 and test point type is observation point. In the second iteration, either a control point or a 
observation point at $5 will result in the same average RUs measure. Since the cost of a control 
point is assumed to be greater than that of an observation point, an observation point at $5 is 
selected. The new RU measure is 1. The process is stopped after the last insertion of an observation 
point at $5 because the goal is met. 
The structural model for Example 3, with multiple test paths propagating through modules, is 
shown in Fig. 16. The probabilities of module failure are also shown. The initial number of RUs 
measure is 1.17. Possibilities of test point insertion at different locations are evaluated in Fig. 17. 
An observation point at $6 or a control point or observation point at St~ will bring the system to 
a 1.1 average RUs measure. But the secondary heuristic of 0.3829 for an observation point at $6 
is the minimum among the three. Therefore, the first test point is an observation point at $6. After 
insertion of a control point at SH, the average number of RUs is I. The test point placement is 
complete. 
2. Domain count method. Figures 18 and 19 show the test point placement results using the 
domain count method for Examples 1 and 3 respectively. In this case, they are in agreement with 
the results obtained by the syndrome count method in the sense that the test point locations and 
the test point types are the same. There are, however, differences in the average RU measures 
obtained. In order to fully compare the two methods, extensive statistical data from different 
systems which is not generally available was needed. Intuitively, without detailed low level 
structural information, the equally likely syndrome assumption is a better description of the 
S-NODE i P OP AVE RU SEC HEU AVE RU SEC HEU 
~ .450 
TP Location= $6 TPType~ OP AVE RU= 1.25 
CP OP 
S.NODE AVE RU SEC lIEU AVE RU SEC HEU 
4 
TP Location= S5 TP Type= OP AVE RU= 1.00 
Fig. 15. Test point placement results using syndrome count method for Example 1. 
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Fig. 16. Structural model for Example 3. 
physical system. Thus, the syndrome count method should give better results. But the domain count 
method requires less computational effort. 
5. CONCLUSIONS 
The concept of selective I/O scan is introduced, and models are presented which provide a 
foundation for a single parameter diagnosability measure. This parameter, the average number of 
RUs implicated faulty for a system test, together with a secondary heuristic, is used in the I/O scan 
test point placement process. Examples are given to show how the test point insertion affects the 
diagnosability. 
The work presented here represents a foundation for accomplishing selective I/O scan. There are 
a number of improvements that can be added to this foundation. First of all, test point costs can 
be attached to the candidate S-nodes, and heuristic measures developed to optimize the resulting 
cost measure. Second, a more detailed subscripting can be developed for the graph model to 
improve the accuracy of the label removal procedures and the label removal procedures themselves 
improved. Third, approximations to the syndrome domains need consideration in order to reduce 
the complexity of syndrome domain evaluation and the average RU calculation; an even more 
AVERAGE NUMBER OF RU = 1.55 
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TPLocation=S6 TPType=OP AVERU=I.10 
TP Location= $6 TP Type= OP AVE RU= 1.25 
CP OP S-NODE AVE RU SEC HEU AVE RU SEC HEU 
1.188 
TPLocation=Sll TPType=CP AVERU=I.0 
Fig. 17. Test point placement results using syndrome count 
method for Example 3. 
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Fig. 18. Test point placement results using domain count 
method for Example 1. 
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Fig. 19. Test point placement results using domain count method for Example 3. 
attractive alternative is an incremental modification approach to the overall test point placement 
algorithm which would calculate new syndrome and domain information only for the areas a given 
potential test point placement would affect. 
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APPENDIX  
Worst Case Label Removal Procedures 
PROP-DIetI: 
[1] Remove x d from ek. 
[2] If (t x, d, +, Na) = 0, then do PROP-D[ej] for all ej~ (t~, d, - ,  Na) and exit; else exit. 
C.A.M W,A. 13/5-6--G 
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PROP-OIek]: 
[1] Remove xo from ek. 
[2] If (ix, O, --, Nb)= 0, then do PROP-O[ej] for all ej~ (tx, o, +,  Nb); else exit. 
[3] If (t~, s, +,  N b) = 0, then do PROP-S[ej] for all ejE (t~, s, - ,  N~) and exit; else exit. 
PROP-S[ekI: 
[I] Remove x s from e k. 
[2] If (tx, s, + ,  No) # 0 then exit. 
[3] If NoC G s or ( t  x, o, - ,  Na)= 0 then do PROP-S[ej] for all eje (t x, s, - ,  Na) and exit; else exit. 
